Altera.Quartus.II.Suite.DVD.v6.1
The Leader in Productivity for High-Density FPGA Design Quartus II software
enables the highest levels of productivity and the fastest path to design
completion for high-density FPGA design. Dramatically improve your
productivity compared to traditional high-density FPGA design flows. Take
advantage of the following productivity enhancing features today:
TimeQuest timing analyzer is a new, next-generation ASIC-strength timing
analyzer supporting the industry-standard Synopsys Design Constraints (SDC)-
based timing analysis methodology. PowerPlay power analysis and optimization
technology provides automated power optimization capabilities and helps you
effectively manage power from design concept through implementation.
Incremental compilation supports the bottom-up design flow which allows
design blocks to be created and optimized independently. System architects
can incrementally integrate optimized design blocks while the performance
of the design blocks is preserved throughout the integration process.
SOPC Builder eliminates mundane and error-prone system integration tasks and
allows you to build systems in minutes. Push-button physical synthesis
technology and the automated Design Space Explorer simplify design optimization.
Extensive cross-probing support between tools helps identify and correct
design issues. The pin planner feature (PDF) enables easy I/O pin assignment
planning, assignment, and validation. Complete command-line and tool
command language (Tcl) scripting interfaces give you advanced scripting
capabilities. Technology Leadership Quartus II software continues its
tradition of technology leadership in the following areas:
Performance
- Design Flow and IP Integration Methodologies
- Incremental compilation
- SOPC Builder integration and system generation tool
- Structured ASIC design flow: target FPGAs or structured ASICs using the
same low-cost software and the same IP
- Complete command-line and Tcl scripting interfaces
- Support for leading third-party EDA tools
- Nios II embedded processor
- Extensive library of off-the-shelf IP cores
- DSP Builder software
- Place-and-route technology
- Timing closure technology
- Verification solutions
- TimeQuest timing analyzer is an ASIC-strength timing analyzer with
native SDC format.
- PowerPlay power analysis and optimizaton
- Capability to update memory and constants in-system without reconfiguring
the device
- Chip Planner
- SignalTap II embedded logic analyzer and support for integration with
external logic analyzers
- Integration with all leading third-party EDA verification tools and methodologies
Design to Win With the Quartus II Software Today Altera's Quartus II software is
available in three comprehensive packages for both standard edition and web
edition. Select which version is best for you.
More info under http://www.altera.com/products
|
 讓我們程式搜尋結果更加完美 如果您覺得該文件有幫助到您，煩請按下我如果您覺得該文件是一個一無是處的文件，也煩請按下我 |
|
該文件您看起來是亂碼嗎？您可以切換編碼方式試試看！ISO-8859-1 | latin1 | euc-kr | euc-jp | CP936 | CP950 | UTF-8 | GB2312 | BIG5 |
|